SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

 Meet or Exceed the Requirements of	SN65C1154 N PACKAGE
TIA/EIA-232-F and ITU Recommendation	SN75C1154 DW, N, OR NS PACKAGE
V.28	(TOP VIEW)
 Very Low Power Consumption 5 mW Typ 	V _{DD} [1 20] V _{CC} 1RA [2 19] 1RY
 Wide Driver Supply Voltage	1DY [] 3 18 [] 1DA
±4.5 V to ±15 V	2RA [] 4 17 [] 2RY
 Driver Output Slew Rate Limited to	2DY [5 16] 2DA
30 V/µs Max	3RA [6 15] 3RY
 Receiver Input Hysteresis 1000 mV Typ Push-Pull Receiver Outputs 	3DY [] 7 14 [] 3DA 4RA [] 8 13 [] 4RY
 Push-Pull Receiver Outputs On-Chip Receiver 1-μs Noise Filter 	4DY [] 9 12 [] 4DA V _{SS} [] 10 11 [] GND

description/ordering information

The SN65C1164 and SN75C1154 are low-power BiMOS devices containing four independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices are designed to conform to TIA/EIA-232-F. The drivers and receivers of the SN65C1154 and SN75C1154 are similar to those of the SN75C188 quadruple driver and SN75C189A quadruple receiver, respectively. The drivers have a controlled output slew rate that is limited to a maximum of 30 V/ μ s and the receivers have filters that reject input noise pulses of shorter than 1 μ s. Both these features eliminate the need for external components.

The SN65C1154 and SN75C1154 have been designed using low-power techniques in a BiMOS technology. In most applications, the receivers contained in these devices interface to single inputs of peripheral devices such as ACEs, UARTs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN65C1154 and SN75C1154 receiver outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

TA	PACKAC	€‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	PDIP (N)	Tube of 20	SN65C1154N	SN65C1154N
	PDIP (N)	Tube of 20	SN75C1154N	SN75C1154N
0°C to 70°C	SOIC (DW)	Tube of 25	SN75C1154DW	SN75C1154
0-01070-0		Reel of 2500	SN75C1154DWR	311/301134
	SOP (NS)	Reel of 2000	SN75C1154NSR	SN75C1154

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

logic diagram (positive logic)

Typical of Each Receiver



Typical of Each Driver





SLLS151D - DECEMBER 1988 - REVISED APRIL 2003



schematics of inputs and outputs

Resistor values shown are nominal.



SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage: V _{DD} (see Note 1)	15 V
V _{SS}	
V _{CC}	
Input voltage range, V _I : Driver	\ldots V _{SS} to V _{DD}
Receiver	
Output voltage range, V _O :Driver	$(V_{SS} - 6 V)$ to $(V_{DD} + 6 V)$
Receiver	-0.3 V to (V _{CC} + 0.3 V)
Package thermal impedance, θ_{JA} (see Notes 2 and 3): DV	/ package 58°C/W
Ng	backage 69°C/W
NŠ	package 60°C/W
Operating virtual junction temperature, T _J	150°C
Storage temperature range, T _{stg}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 sec	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage s are with respect to the network GND terminal.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage		4.5	12	15	V
VSS	Supply voltage		-4.5	-12	-15	V
VCC	Supply voltage		4.5	5	6	V
VI Input volta	Input voltage	Driver	V _{SS} + 2		V _{DD}	V
	input voitage	Receiver			±25	v
VIH	High-level input voltage	Driver	2			V
VIL	Low-level input voltage	Driver			0.8	V
ЮН	High-level output current	Receiver			-1	mA
IOL	High-level output current	Receiver			3.2	mA
ТА	Operating free-air temperature	SN65C1154	-40		85	°C
	SN75C1154		0		70	0



SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

DRIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V $\pm 10\%$ (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS		MIN	түр†	MAX	UNIT
Vou	High-level output voltage	V _{IL} = 0.8 V,	R _L = 3 kΩ,	V _{DD} = 5 V,	$V_{SS} = -5 V$	4	4.5		V
Vон	High-level output voltage	See Figure 1		V _{DD} = 12 V,	$V_{SS} = -12 V$	10	10.8		v
Vei	Low-level output voltage	V _{IH} = 2 V,	RL = 3 kΩ,	V _{DD} = 5 V,	$V_{SS} = -5 V$		-4.4	-4	V
VOL	(see Note 4)	See Figure 1	See Figure 1		$V_{SS} = -12 V$		-10.7	-10	v
IН	High-level input current	V _I = 5 V,	See Figure 2					1	μA
۱ _{۱L}	Low-level input current	$V_{I} = 0,$	See Figure 2					-1	μA
IOS(H)	High-level short-circuit output current‡	V _I = 0.8 V,	$V_{O} = 0 \text{ or } V_{SS},$	See Figure 1		-7.5	-12	-19.5	mA
IOS(L)	Low-level short-circuit output current [‡]	V _I = 2 V,	$V_O = 0 \text{ or } V_{DD},$	See Figure 1		7.5	12	19.5	mA
	Supply ourrant from Van	No load,		V _{DD} = 5 V,	$V_{SS} = -5 V$		115	250	
ססו	Supply current from VDD	All inputs at 2 \	/ or 0.8 V	V _{DD} = 12 V,	$V_{SS} = -12 V$		115	250	μA
	Supply ourropt from Voo	No load,		V _{DD} = 5 V,	$V_{SS} = -5 V$		-115	-250	
ISS	S Supply current from VSS All inputs at 2 V or 0.8 V		/ or 0.8 V	V _{DD} = 12 V,	$V_{SS} = -12 V$		-115	-250	μA
r _o	Output resistance	V _{DD} = V _{SS} = V	$V_{\rm CC} = 0$, $V_{\rm O} = -2$	2 V to 2 V,	See Note 5	300	400		Ω

[†] All typical values are at $T_A = 25^{\circ}C$.

[‡] Not more than one output should be shorted at one time.

NOTES: 4. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only.

5. Test conditions are those specified by TIA/EIA-232-F.

switching characteristics, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V \pm 10%, T_A = 25°C (see Figure 3)

					•	-	•
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output§	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF		1.2	3	μs
^t PHL	Propagation delay time, high- to low-level output§	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF		2.5	3.5	μs
^t TLH	Transition time, low- to high-level $\operatorname{output} \P$	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF	0.53	2	3.2	μs
^t THL	Transition time, high- to low-level $\operatorname{output} \P$	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF	0.53	2	3.2	μs
^t TLH	Transition time, low- to high-level output [#]	$R_L = 3 \text{ to } 7 \text{ k}\Omega$,	CL = 2500 pF		1	2	μs
^t THL	Transition time, high- to low-level output [#]	$R_L = 3 \text{ to } 7 \text{ k}\Omega$,	CL = 2500 pF		1	2	μs
SR	Output slew rate	$R_L = 3 \text{ to } 7 \text{ k}\Omega$,	CL = 15 pF	4	10	30	V/µs

§ tPHL and tPLH include the additional time due to on-chip slew rate control and are measured at the 50% points.

¶ Measured between 10% and 90% points of output waveform

[#] Measured between 3 V and –3 V points of output waveform (TIA/EIA-232-F conditions) with all unused inputs tied either high or low



SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

RECEIVER SECTION

electrical characteristics over operating free-air temperature range, $V_{DD} = 12 V$, $V_{SS} = -12 V$, V_{CC} = 5 V \pm 10% (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	UNIT	
V _{IT+}	Positive-going input threshold voltage	See Figure 5		1.7	2.1	2.55	V	
V _{IT} _	Negative-going input threshold voltage	See Figure 5		0.65	1	1.25	V	
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT–})			600	1000		mV	
		$V_{I} = 0.75 V$, $I_{OH} = -20 \mu A$,	See Figure 5 and Note 6	3.5				
Vari	High-level output voltage		V _{CC} = 4.5 V	2.8	4.4		V	
VOH High-level output voltage	V _I = 0.75 V, I _{OH} = −1 mA, See Figure 5	V _{CC} = 5 V	3.8	4.9		v		
		V _{CC} = 5.5 V	4.3	5.4				
VOL	Low-level output voltage	VI = 3 V, IOL = 3.2 mA,	See Figure 5		0.17	0.4	V	
	Ligh lovel input ourrest	Vj = 25 V		3.6	4.6	8.3	~	
ін	High-level input current	V _I = 3 V	0.43	0.55	1	mA		
L.	Low lovel input ourrest	V _I = -25 V		-3.6	-5	-8.3	mA	
۱L	Low-level input current	V _I = -3 V		-0.43	-0.55	-1	mA	
IOS(H)	Short-circuit output at high level	$V_{I} = 0.75 V, V_{O} = 0,$	See Figure 4		-8	-15	mA	
IOS(L)	Short-circuit output at low level	$V_I=V_{CC},\qquad V_O=V_{CC},$	See Figure 4		13	25	mA	
laa		No load,	$V_{DD} = 5 V$, $V_{SS} = -5 V$		400	600	μA	
lcc	Supply current from V_{CC}	All inputs at 0 or 5 V	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}$		400	600	μΑ	

[†] All typical values are at $T_A = 25^{\circ}C$. NOTE 6: If the inputs are left unconnected, the receiver interprets this as an input low and the receiver outputs will remain in the high state.

switching characteristics, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V \pm 10%, T_A = 25°C

	PARAMETER		EST CONDITIO	NS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	C _L = 50 pF,	$R_L = 5 k\Omega$,	See Figure 6		3	4	μs
^t PHL	Propagation delay time, high- to low-level output	C _L = 50 pF,	$R_L = 5 k\Omega$,	See Figure 6		3	4	μs
^t TLH	Transition time, low- to high-level output	C _L = 50 pF,	$R_L = 5 k\Omega$,	See Figure 6		300	450	ns
^t THL	Transition time, high- to low-level output	C _L = 50 pF,	$R_L = 5 k\Omega$,	See Figure 6		100	300	ns
^t w(N)	Duration of longest pulse rejected as noise‡	C _L = 50 pF,	$R_L = 5 k\Omega$		1		4	μs

[‡] The receiver ignores any positive- or negative-going pulse that is less than the minimum value of t_{w(N)} and accepts any positive- or negative-going pulse greater than the maximum of $t_{W(N)}$.



SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

Vss =

-

VOLTAGE WAVEFORMS



Figure 3. Driver Test Circuit and Voltage Waveforms

tTHL →



Figure 4. Receiver Test Circuit (IOSH, IOSL)







3 V

0 V

VOH

VOL

– ^tTLH

SLLS151D - DECEMBER 1988 - REVISED APRIL 2003







Figure 6. Receiver Test Circuit and Voltage Waveforms



4-Jun-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65C1154DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN65C1154DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN65C1154N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65C1154NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75C1154DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75C1154NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75C1154NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1154NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



PACKAGE OPTION ADDENDUM

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are ne	ominal											
Device	Packa Type	ge Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75C1154DV	R SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1
SN75C1154NS	SR SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1



PACKAGE MATERIALS INFORMATION

5-Aug-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75C1154DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN75C1154NSR	SO	NS	20	2000	346.0	346.0	41.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated